✦ LIBER ✦

Modeling Latch-Up in CMOS Integrated Circuits

✍ Scribed by Estreich, D.B.; Dutton, R.W.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Imaging Latch-up Sites in CMOS Integrate

✍ Weichold, M.; Parker, D.; Fenech, J.-F. 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 521 KB

Latch-Up Elimination in Bulk CMOS LSI Ci

✍ Schroeder, J. E.; Ochoa, A.; Dressendorfer, P. V. 📂 Article 📅 1980 🏛 IEEE 🌐 English ⚖ 582 KB

Analysis of d.c. and a.c. anomalous latc

✍ Enrico Zanoni; Paolo Pavan; Giorgio Spiazzi; Bruno Bonati; Claudio Canali 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 720 KB

The influence of an LIGBT on CMOS latch

✍ Huang, A.Q.; Amaratunga, G.A.J. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 209 KB

Study of latch-up immunization in bulk C

✍ RuiBin Li, Wei Chen, DongSheng Lin, ShanChao Yang, XiaoYan Bai, GuiZhen Wang, Ya 📂 Article 📅 2012 🏛 SP Science China Press 🌐 English ⚖ 706 KB

A new model for CMOS latch-up

✍ Wei Li; M. El Nokali 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 285 KB