✦ LIBER ✦

Impact of lateral source/drain abruptness on device performance

✍ Scribed by Kwong, M.Y.; Kasnavi, R.; Griffin, P.; Plummer, J.D.; Dutton, R.W.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The effects of source/drain resistance o

✍ Jeng, M.-C.; Chung, J.E.; Ko, P.-K.; Hu, C. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 317 KB

Gate-source-drain architecture impact on

✍ Jeamsaksiri, W.; Jurczak, M.; Grau, L.; Linten, D.; Augendre, E.; De Potter, M.; 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 684 KB

Embedded Source/Drain SiGe Stressor Devi

✍ Da Zhang; Ted White; Bich-Yen Nguyen 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 377 KB

Impact of gate-to-source/drain overlap l

✍ Maitra, K.; Bhat, N. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 286 KB

Impact of Lateral Asymmetry of MOSFETs o

✍ Roy, A.S.; Enz, C.C.; Tao Chuan Lim; Danneville, F. 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 243 KB

Impact of lateral asymmetric channel dop

✍ Narasimhulu, K.; Sharma, D.K.; Rao, V.R. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 561 KB