𝔖 Bobbio Scriptorium

✦ LIBER ✦

[IEEE Comput. Soc 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002 - Vancouver, BC, Canada (6-8 Nov. 2002)] 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. - Balanced redundancy utilization in embedded memory cores for dependable systems

✍ Scribed by Choi, M.; Park, N.; Lombardi, F.; Kim, Y.B.; Piuri, V.

Book ID: 126590083
Publisher: IEEE Comput. Soc
Year: 2002
Tongue: English
Weight: 321 KB
Category: Article
ISBN-13: 9780769518312
DOI: 10.1109/DFTVS.2002.1173540

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

[IEEE Comput. Soc 17th IEEE Internationa

[IEEE Comput. Soc 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002 - Vancouver, BC, Canada (6-8 Nov. 2002)] 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. - Fault-tolerant CAM architectures: a design framework

✍ Salice, F.; Sami, M.G.; Stefanelli, R. 📂 Article 📅 2002 🏛 IEEE Comput. Soc 🌐 English ⚖ 426 KB

[IEEE Comput. Soc 17th IEEE Internationa

[IEEE Comput. Soc 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002 - Vancouver, BC, Canada (6-8 Nov. 2002)] 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. - Testing digital circuits with constraints

✍ Al-Yamani, A.A.; Mitra, S.; McCluskey, E.J. 📂 Article 📅 2002 🏛 IEEE Comput. Soc ⚖ 364 KB

[IEEE Comput. Soc 17th IEEE Internationa

[IEEE Comput. Soc 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002 - Vancouver, BC, Canada (6-8 Nov. 2002)] 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. - Emulation-based design errors identification

✍ Castelnuovo, A.; Fin, A.; Fummi, F.; Sforza, F. 📂 Article 📅 2002 🏛 IEEE Comput. Soc 🌐 English ⚖ 895 KB

[IEEE Comput. Soc 17th IEEE Internationa

[IEEE Comput. Soc 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002 - Vancouver, BC, Canada (6-8 Nov. 2002)] 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. - Data compression for system-on-chip testing using ATE

✍ Karimi, F.; Meleis, W.; Navabi, Z.; Lombardi, F. 📂 Article 📅 2002 🏛 IEEE Comput. Soc 🌐 English ⚖ 913 KB

[IEEE Comput. Soc 17th IEEE Internationa

[IEEE Comput. Soc 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002 - Vancouver, BC, Canada (6-8 Nov. 2002)] 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. - A test-vector generation methodology for crosstalk noise faults

✍ Hashempour, H.; Yong-Bin Kim, ; Park, N. 📂 Article 📅 2002 🏛 IEEE Comput. Soc 🌐 English ⚖ 842 KB

[IEEE Comput. Soc 17th IEEE Internationa

[IEEE Comput. Soc 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002 - Vancouver, BC, Canada (6-8 Nov. 2002)] 17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings. - Adaptive test scheduling in SoC's by dynamic partitioning

✍ Dan Zhao, ; Upadhyaya, S. 📂 Article 📅 2002 🏛 IEEE Comput. Soc 🌐 English ⚖ 305 KB