This article describes the feasibility of a Power Amplifier (PA) in 0.13 lm CMOS technology from STMicroelectronics for high power applications. To obtain a high output power with a good linearity, a new topology called Stacked Folded Differential Structure (SFDS) is proposed. It allows obtaining si
High-efficiency dynamic supply CMOS audio power amplifier for low-power applications
✍ Scribed by J. Gubelmann; P.A. Dal Fabbro; M. Pastre; M. Kayal
- Publisher
- Elsevier Science
- Year
- 2009
- Tongue
- English
- Weight
- 479 KB
- Volume
- 40
- Category
- Article
- ISSN
- 0026-2692
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
## Abstract Recently, research and development of mobile communications satellites has progressed in every country, and the key technologies for improvement have increased the output power and efficiency of solid‐state power amplifiers used in high‐output transponders for satellite payloads and dec
## Abstract In this letter, a low‐voltage and low‐power 3.5‐GHz low noise amplifier (LNA) is designed and fabricated using TSMC 0.18‐μm MS/RF complementary metal‐oxide‐semiconductor field effect transistor (CMOS) technology. The complementary current‐reused topology is utilized to achieve low dc po
In this article, a broadband approach to high-efficiency power amplifier performance, based on the parallel-circuit Class E mode, is discussed. Results for a practical implementation of multi-band and multi-mode handset power amplifiers are shown. Measurements demonstrate the feasibility of the conc
## Abstract A new low‐power 27.07‐GHz voltage controlled oscillator is designed for Ka‐band applications in this article. Body bias technique is used for the low‐power and low‐phase noise VCO design. The VCO can be tuned from 26.35 to 27.102 GHz. The measured phase noise is −106.2 dBc/Hz at 1 MHz o