✦ LIBER ✦

Fixed-State Tests for Delay Faults in Scan Designs

✍ Scribed by Pomeranz, I.; Reddy, S.M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low overhead design-for-testability for

✍ YANG, D; CHEN, G; XIE, Y 📂 Article 📅 2007 🏛 Elsevier Science ⚖ 359 KB

Effectiveness of scan-based delay fault

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 2007 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 115 KB

Efficient path-delay fault simulation fo

✍ Kang, S. 📂 Article 📅 2002 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 570 KB

Generating tests for delay faults in non

✍ Agrawal, P.; Agrawal, V.D.; Seth, S.C. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 839 KB

A scalable scan-path test point insertio

✍ Seongmoon Wang; Chakradhar, S.T. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 291 KB

Using stuck-at tests to form scan-based

✍ Pomeranz, Irith; Reddy, Sudhakar M. 📂 Article 📅 2009 🏛 Association for Computing Machinery 🌐 English ⚖ 158 KB