✦ LIBER ✦

DFT Expert: designing testable VLSI circuits

✍ Scribed by Bhawmik, S.; Palchaudhuri, P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Expert system to configure global design

✍ Sudipta Bhawmik; Parimal Palchaudhuri 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 955 KB

Design of testable VLSI circuits with mi

✍ Chalasani, P.R.; Bhawmik, S.; Acharya, A.; Palchaudhuri, P. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 355 KB

Design for testability and built-in self

✍ Hideo Fujiwara 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 798 KB

Ternary Scan Design for VLSI Testability

✍ Mou Hu; Smith, K.C. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 801 KB

Development of tests for VLSI circuit te

✍ L. A. Zolotorevich; A. V. Il’inkova 📂 Article 📅 2010 🏛 SP MAIK Nauka/Interperiodica 🌐 English ⚖ 178 KB

A novel clocking technique for VLSI circ

✍ Mercer, M.R.; Agrawal, V.D. 📂 Article 📅 1984 🏛 IEEE 🌐 English ⚖ 956 KB