✦ LIBER ✦

Ternary Scan Design for VLSI Testability

✍ Scribed by Mou Hu; Smith, K.C.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Comments on "Ternary scan design for VLS

✍ Molyneaux, R.F.; Albicki, A. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 553 KB

DFT Expert: designing testable VLSI circ

✍ Bhawmik, S.; Palchaudhuri, P. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 819 KB

Design for testability and built-in self

✍ Hideo Fujiwara 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 798 KB

Incremental Testability Analysis for Par

✍ Tianruo Yang; Zebo Peng 📂 Article 📅 1999 🏛 Springer US 🌐 English ⚖ 114 KB

Low overhead design-for-testability for

✍ YANG, D; CHEN, G; XIE, Y 📂 Article 📅 2007 🏛 Elsevier Science ⚖ 359 KB

Physical design of testable VLSI: techni

✍ Levitt, M.E.; Abraham, J.A. 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 833 KB