✦ LIBER ✦

A novel clocking technique for VLSI circuit testability

✍ Scribed by Mercer, M.R.; Agrawal, V.D.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A synchronous approach for clocking VLSI

✍ Anceau, F. 📂 Article 📅 1982 🏛 IEEE 🌐 English ⚖ 600 KB

Development of tests for VLSI circuit te

✍ L. A. Zolotorevich; A. V. Il’inkova 📂 Article 📅 2010 🏛 SP MAIK Nauka/Interperiodica 🌐 English ⚖ 178 KB

Expert system to configure global design

✍ Sudipta Bhawmik; Parimal Palchaudhuri 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 955 KB

Design for testability and built-in self

✍ Hideo Fujiwara 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 798 KB

A beta model for estimating the testabil

✍ Farhat, H.A.; From, S.G. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 451 KB

Power distribution techniques for VLSI c

✍ Song, W.S.; Glasser, L.A. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 859 KB