𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Design of a 9 GHz CMOS low noise amplifier using gain-enhanced technique

✍ Scribed by Sen Wang

Publisher
John Wiley and Sons
Year
2011
Tongue
English
Weight
405 KB
Volume
53
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

In this article, a 9 GHz low noise amplifier (LNA) using gain‐enhanced technique is presented. The compact and high‐gain LNA with cascode topology is implemented in a standard 0.18‐μm CMOS process. The gain‐enhanced technique consists of two inductors in the common gate (CG) stage of the cascode configuration. The first inductor at the source terminal in the CG stage eliminates the parasitic effects caused by the parasitic capacitances of transistors at high frequencies. Moreover, the second inductor at the gate terminal in the CG stage achieves a negative resistance making a high gain characteristic of the amplifier. Finally, the measured small signal gain, noise figure and input P~1dB~ at 9 GHz are 16.5 dB, 4.5 dB, and −15 dBm, respectively. The chip size of the compact LNA is 0.48 mm × 0.8 mm including all testing pads. © 2011 Wiley Periodicals, Inc. Microwave Opt Technol Lett 53:479–481, 2011; View this article online at wileyonlinelibrary.com. DOI 10.1002/mop.25778

📜 SIMILAR VOLUMES

A low-power wideband CMOS low-noise ampl
A low-power wideband CMOS low-noise amplifier using current-reuse technique
✍ Meng-Ting Hsu; Shih-Kai Lin 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 236 KB

## Abstract A CMOS low noise amplifier (LNA) for low‐power ultra‐wideband wireless applications is presented. To achieve low power consumption and wide operating bandwidth, the proposed LNA uses a current‐reused technique and a simple high‐pass input matching network. This work is implemented in 0.

A 3–10 GHz CMOS low-noise amplifier usin
A 3–10 GHz CMOS low-noise amplifier using wire bond inductors
✍ Miyoung Yang; Mincheol Ha; Youngjin Park; Yunseong Eo 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 338 KB

## Abstract In this article, a small‐sized 3–10 GHz CMOS LNA for ultra‐wideband (UWB) applications is presented. To reduce 2 on‐chip inductors, wire bond inductors are used instead of input inductor of multisectional reactive network and source degeneration inductor. The noise figure of low‐noise a

A low-power V-band CMOS low-noise amplif
A low-power V-band CMOS low-noise amplifier using current-sharing technique
✍ Hong-Yu Yang; Yo-Sheng Lin; Chi Chen Chen 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 328 KB

## Abstract A low‐power‐consumption 53‐GHz (V‐band) low‐noise amplifier (LNA) using standard 0.13 μm CMOS technology is reported. To achieve sufficient gain, this LNA is composed of four cascaded common‐source stages. Current‐sharing technique is adopted in the third and four stages to reduce the p

Design and implementation of a miniaturi
Design and implementation of a miniaturized high-linearity 3–5 GHz ultrawideband CMOS low-noise amplifier
✍ Yo-Sheng Lin; Zheng-Hua Yang; Chi-Chen Chen; Tai-Cheng Chao 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 325 KB

## Abstract In this article, we demonstrate a miniaturized high‐linearity (IIP3 = 8 dBm at 4 GHz) 3–5‐GHz ultrawideband low‐noise amplifier (LNA) implemented in a standard 0.18‐μm CMOS technology. The inductive‐series peaking technique was used to enhance the gain and bandwidth performances of the

Bridged-shunt-series peaking technique f
Bridged-shunt-series peaking technique for a 3.1 10.6 GHz ultra-wideband CMOS low noise amplifier
✍ Yu-Liang Lin; Hsien-Yuan Liao; Hwann-Kaeo Chiou 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 478 KB

## Abstract An ultra‐wideband 3.1–10.6‐GHz low noise amplifier (LNA) adopting inductive peaking technique for bandwidth extension is presented. Fabricated in a 0.18‐μm CMOS process, the proposed circuit can both satisfy the maximum bandwidth and the maximally flat response. The feedback resistor pr

A 30-GHz 10-dB low noise amplifier using
A 30-GHz 10-dB low noise amplifier using standard 0.18-μm CMOS technology
✍ Hsin-Lung Tu; Tsung-Yu Yang; Kung-Hao Liang; Hwann-Kaeo Chiou 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 192 KB

## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I