✦ LIBER ✦

Design and implementation of a high-speed reconfigurable cipher chip

✍ Scribed by GAO, N; LI, Z; WANG, Q

Book ID: 122113565
Publisher: Elsevier Science
Year: 2006
Weight: 413 KB
Volume: 17
Category: Article
ISSN: 1004-4132
DOI: 10.1016/S1004-4132(07)60003-6

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High Speed Networking Security: Design a

High Speed Networking Security: Design and Implementation of Two New DDP-Based Ciphers

✍ N. Sklavos; N.A. Moldovyan; O. Koufopavlou 📂 Article 📅 2005 🏛 Springer US 🌐 English ⚖ 628 KB

Implementation of a high speed Fast Four

Implementation of a high speed Fast Fourier Transform VLSI chip

✍ S.A Samad; A Ragoub; M Othman; Z.A.M Shariff 📂 Article 📅 1998 🏛 Elsevier Science 🌐 English ⚖ 380 KB

Very high speed proce,;sing of radar signals has led to the requirement of very high speed conversion of signals from the time domain to the frequency domain. In this paper we discuss the implementation of an FFT chip based on the proposed digit slicing architecture. The paper begins with a discussi

Architecture design, performance analysi

Architecture design, performance analysis and VLSI implementation of a reconfigurable shared buffer for high-speed switch/router

✍ Ling Wu; Cheng Li 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 682 KB

Design, Implementation and On-Chip High-

Design, Implementation and On-Chip High-Speed Test of SFQ Half-Precision Floating-Point Multiplier

✍ Hara, H.; Obata, K.; Heejoung Park, ; Yamanashi, Y.; Taketomi, K.; Yoshikawa, N. 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 631 KB

Design and Implementation of Low Power H

Design and Implementation of Low Power High Speed Viterbi Decoder

✍ K. Cholan 📂 Article 📅 2012 🏛 Elsevier 🌐 English ⚖ 429 KB

A rational design of high-speed plow bod

A rational design of high-speed plow bodies and its computer implementation

✍ Wu Cheng-Wu; Cheng Xiao-Guang; Zhang De-Jun 📂 Article 📅 1985 🏛 Elsevier Science 🌐 English ⚖ 74 KB