✦ LIBER ✦

Design and Implementation of Low Power High Speed Viterbi Decoder

✍ Scribed by K. Cholan

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low Power Rake Receiver and Viterbi Deco

✍ Chi-ying Tsui; Roger S-K. Cheng; Curtis Ling 📂 Article 📅 2000 🏛 Springer US 🌐 English ⚖ 117 KB

LSI implementation scheme for general-pu

✍ Shuzo Kato; Shuji Kubota; Kouichi Ohtani; Tsunehachi Ishitani; Norio Miyahara 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 792 KB

An area-efficient path memory structure

✍ E. Paaske; S. Pedersen; J. Sparsø 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 916 KB

Design issues in the implementation of v

✍ Benedetto, Sergio ;Dinoi, Libero ;Montorsi, Guido ;Tarable, Alberto 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 254 KB

A design of high-performance pipelined a

✍ Byung-Yup Lee; Kwang-Ki Ryoo 📂 Article 📅 2010 🏛 IEEE 🌐 English ⚖ 596 KB

Low-power high-speed current comparator

✍ Banks, D.; Toumazou, C. 📂 Article 📅 2008 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 127 KB