✦ LIBER ✦

A design of high-performance pipelined architecture for H.264/AVC CAVLC decoder and low-power implementation

✍ Scribed by Byung-Yup Lee; Kwang-Ki Ryoo

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Novel Cost-Effective and Programmable

✍ Yanmei Qu; Yun He; Shunliang Mei 📂 Article 📅 2007 🏛 Springer US 🌐 English ⚖ 308 KB

High-throughput low-cost VLSI architectu

✍ Lee, G.G.; Lo, C.-C.; Chen, Y.-C.; Lin, H.-Y.; Wang, M.-J. 📂 Article 📅 2010 🏛 The Institution of Engineering and Technology 🌐 English ⚖ 639 KB

Low power architecture design and hardwa

✍ Hua-Chang Chung; Zong-Yi Chen; Pao-Chi Chang 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 863 KB

A Hardware Architecture of CABAC Encodin

✍ Lingfeng Li; Yang Song; Shen Li; Takeshi Ikenaga; Satoshi Goto 📂 Article 📅 2007 🏛 Springer US 🌐 English ⚖ 355 KB

[IEEE APCCAS 2008 - 2008 IEEE Asia Pacif

✍ Han-Jung Huang, ; Chih-Peng Fan, 📂 Article 📅 2008 🏛 IEEE ⚖ 681 KB

[IEEE 2005 IEEE International Symposium

✍ To-Wei Chen, ; Yu-Wen Huang, ; Tung-Chien Chen, ; Yu-Han Chen, ; Chuan-Yung Tsai 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 101 KB