We review briefly computational methods for Discrete Fourier Transforms (DFT) and present new techniques which are especially efficient for 2-and 3-dimensional DFT implemented on a Cray X-MP. Comparative timings are given.
Implementation of a high speed Fast Fourier Transform VLSI chip
โ Scribed by S.A Samad; A Ragoub; M Othman; Z.A.M Shariff
- Publisher
- Elsevier Science
- Year
- 1998
- Tongue
- English
- Weight
- 380 KB
- Volume
- 29
- Category
- Article
- ISSN
- 0026-2692
No coin nor oath required. For personal study only.
โฆ Synopsis
Very high speed proce,;sing of radar signals has led to the requirement of very high speed conversion of signals from the time domain to the frequency domain. In this paper we discuss the implementation of an FFT chip based on the proposed digit slicing architecture. The paper begins with a discussion of the digit slicing technique. This is followed by discussions on the basic building blocks of the digit slicing FFT and implementation of a prototype digit slicing FFT using DSP station. The paper is concluded by comparing the speed and other properties of the unsliced FFT and digit slicing FFT architectures.
๐ SIMILAR VOLUMES