✦ LIBER ✦

Correction to “A 15-Bit 40-MS/s CMOS Pipelined Analog-to-Digital Converter With Digital Background Calibration”

✍ Scribed by Liu, H.-C.; Lee, Z.-M.; Wu, J.-T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 15-b 40-MS/s CMOS pipelined analog-to-

✍ Hung-Chih Liu; Zwei-Mei Lee; Jieh-Tsorng Wu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 584 KB

A 12-bit 20-Msample/s pipelined analog-t

✍ Xiaoyue Wang; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 906 KB

A power-efficient 10-bit 40-MS/s sub-sam

✍ Guanghua Shu; Yao Guo; Junyan Ren; Mingjun Fan; Fan Ye 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 767 KB

An 8-bit 80-Msample/s pipelined analog-t

✍ Jun Ming; Lewis, S.H. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 218 KB

A 10-bit 60-MS/s Low-Power CMOS Pipeline

✍ Lu, Chi-Chang; Lee, Tsung-Sum 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 672 KB

A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline

✍ Abo, A.M.; Gray, P.R. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 373 KB