✦ LIBER ✦

An 8-bit 80-Msample/s pipelined analog-to-digital converter with background calibration

✍ Scribed by Jun Ming; Lewis, S.H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 12-bit 20-Msample/s pipelined analog-t

✍ Xiaoyue Wang; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 906 KB

A 12-bit 80-MSample/s pipelined ADC with

✍ Grace, C.R.; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 752 KB

Correction to “A 15-Bit 40-MS/s CMOS Pip

✍ Liu, H.-C.; Lee, Z.-M.; Wu, J.-T. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 34 KB

A 10-b 120-Msample/s time-interleaved an

✍ Jamal, S.M.; Daihong Fu; Chang, N.C.-J.; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 676 KB

A 15-b 40-MS/s CMOS pipelined analog-to-

✍ Hung-Chih Liu; Zwei-Mei Lee; Jieh-Tsorng Wu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 584 KB

An 8-bit 20-MS/s ZCBC Time-Domain Analog

✍ I-Hsin Wang; Hwei-Yu Lee; Shen-Iuan Liu 📂 Article 📅 2009 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 396 KB