✦ LIBER ✦

A 12-bit 20-Msample/s pipelined analog-to-digital converter with nested digital background calibration

✍ Scribed by Xiaoyue Wang; Hurst, P.J.; Lewis, S.H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 12-bit 80-MSample/s pipelined ADC with

✍ Grace, C.R.; Hurst, P.J.; Lewis, S.H. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 752 KB

Correction to “A 15-Bit 40-MS/s CMOS Pip

✍ Liu, H.-C.; Lee, Z.-M.; Wu, J.-T. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 34 KB

A 15-b 40-MS/s CMOS pipelined analog-to-

✍ Hung-Chih Liu; Zwei-Mei Lee; Jieh-Tsorng Wu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 584 KB

A power-efficient 10-bit 40-MS/s sub-sam

✍ Guanghua Shu; Yao Guo; Junyan Ren; Mingjun Fan; Fan Ye 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 767 KB

A 15-bit Linear 20-MS/s Pipelined ADC Di

✍ Yun-Shiang Shu; Bang-Sup Song 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 718 KB

A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline

✍ Abo, A.M.; Gray, P.R. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 373 KB