✦ LIBER ✦

An SRAM array based on a four-transistor CMOS SRAM cell

✍ Scribed by De Beer, S.; du Plessis, M.; Seevinck, E.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 16-Mb 400-MHz loadless CMOS four-trans

✍ Takeda, K.; Aimoto, Y.; Nakamura, N.; Toyoshima, H.; Iwasaki, T.; Noda, K.; Mats 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 362 KB

A loadless CMOS four-transistor SRAM cel

✍ Noda, K.; Matsui, K.; Takeda, K.; Nakamura, N. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 134 KB

A 4-Mb CMOS SRAM with a PMOS thin-film-t

✍ Ootani, T.; Hayakawa, S.; Kakumu, M.; Aona, A.; Kinugawa, M.; Takeuchi, H.; Nogu 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 942 KB

Analysis and design of a new SRAM memory

✍ Shang-Ming Wang; Ching-Yuan Wu 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 178 KB

A low-power four-transistor SRAM cell wi

✍ Kotabe, A.; Osada, K.; Kitai, N.; Fujioka, M.; Kamohara, S.; Moniwa, M.; Morita, 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 1019 KB

A 1 ns, 1 W, 2.5 V, 32 Kb NTL-CMOS SRAM

✍ Okamura, H.; Toyoshima, H.; Takeda, K.; Oguri, T.; Nakamura, S.; Takada, M.; Ima 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 959 KB