✦ LIBER ✦

An hierarchical VLSI neural network architecture

✍ Scribed by Mason, R.; Robertson, W.; Pincock, D.

Book ID: 119773492
Publisher: IEEE
Year: 1992
Tongue: English
Weight: 541 KB
Volume: 27
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.109562

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Mapping hierarchical neural networks to

Mapping hierarchical neural networks to VLSI hardware

✍ Ralph D. Mason; William Robertson 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 844 KB

An ISDN Network -Channel VLSI Architectu

An ISDN Network -Channel VLSI Architecture

✍ Kun, R. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 595 KB

A hierarchical neural network architectu

A hierarchical neural network architecture for handwritten numeral recognition

✍ J. Cao; M. Ahmadi; M. Shridhar 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 532 KB

This paper presents a hierarchical neural network architecture for recognition of handwritten numeral characters. In this new architecture, two separately trained neural networks connected in series, use the pixels of the numeral image as input and yield ten outputs, the largest of which identifies

Scalable Hierarchical Network-on-Chip Ar

Scalable Hierarchical Network-on-Chip Architecture for Spiking Neural Network Hardware Implementations

✍ Carrillo, Snaider; Harkin, Jim; McDaid, Liam J.; Morgan, Fearghal; Pande, Sandee 📂 Article 📅 2013 🏛 IEEE 🌐 English ⚖ 463 KB

A reconfigurable analog VLSI neural netw

A reconfigurable analog VLSI neural network architecture with non-linear synapses

✍ Bo, G. M.; Caviglia, D. D.; Valle, M.; Stratta, R.; Trucco, E. 📂 Article 📅 1998 🏛 John Wiley and Sons 🌐 English ⚖ 111 KB 👁 1 views

In this paper a reconfigurable analog VLSI neural network architecture is presented. The analog architecture implements a Multi-Layer Perceptron whose topology can be programmed without any modification of the off-chip connections. The architecture is scaleable and modular since it is based on a sin

A VLSI architecture for hierarchical mot

A VLSI architecture for hierarchical motion estimation

✍ Costa, A.; De Gloria, A.; Faraboschi, P.; Passaggio, F. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 792 KB