๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

A reconfigurable analog VLSI neural network architecture with non-linear synapses

โœ Scribed by Bo, G. M.; Caviglia, D. D.; Valle, M.; Stratta, R.; Trucco, E.


Publisher
John Wiley and Sons
Year
1998
Tongue
English
Weight
111 KB
Volume
26
Category
Article
ISSN
0098-9886

No coin nor oath required. For personal study only.

โœฆ Synopsis


In this paper a reconfigurable analog VLSI neural network architecture is presented. The analog architecture implements a Multi-Layer Perceptron whose topology can be programmed without any modification of the off-chip connections. The architecture is scaleable and modular since it is based on a single-chip configurable basic module. To obtain a robust behaviour with respect to noise and errors introduced in the computation by analog circuits, we use non-linear synapses and linear neurons as neural primitives.


๐Ÿ“œ SIMILAR VOLUMES


Non-linear modelling with a coupled neur
โœ Greger Andersson; Peter Kaufmann; Lars Renberg ๐Ÿ“‚ Article ๐Ÿ“… 1996 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 485 KB ๐Ÿ‘ 2 views

In this work a methodology is presented for the transformation of non-linear response data via a neural network and subsequent standard linear PLS regression. The superb transparency of linear PLS is retained with respect to the diagnostic capabilities via residual analysis and leverage, thus making