A VLSI architecture for hierarchical motion estimation
โ Scribed by Costa, A.; De Gloria, A.; Faraboschi, P.; Passaggio, F.
- Book ID
- 117870751
- Publisher
- IEEE
- Year
- 1995
- Tongue
- English
- Weight
- 792 KB
- Volume
- 41
- Category
- Article
- ISSN
- 0098-3063
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
This paper presents a VLSI macro-cell for the implementation of full-search (FS) motion estimation that is a key issue of various video processing and compression standards such as MPEG and H.263. Beyond the usual algorithm, advanced-prediction and static-priority options are supported to improve th
In this article, a generic VLSI architecture which is both a switch network to implement two block-matching motion estiprogrammable and scalable is proposed for block-matching motion mation algorithms: namely, full-search and three-step search, estimation algorithms. Various motion estimation algori