✦ LIBER ✦

An ISDN Network -Channel VLSI Architecture

✍ Scribed by Kun, R.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

An hierarchical VLSI neural network arch

✍ Mason, R.; Robertson, W.; Pincock, D. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 541 KB

Integrated network architectures--Altern

✍ Nussbaum, E.; Noller, W. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 521 KB

An algorithm for VLSI channel routing us

✍ Wang Dongsheng; Li Fang; Zhuang Zhenquan 📂 Article 📅 1992 🏛 SP Science Press 🌐 English ⚖ 269 KB

VLSI architectures for iterative decoder

✍ Engling Yeo, ; Pakzad, P.; Nikolic, B.; Anantharam, V. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 186 KB

An efficient multistage switching node a

✍ Mohammad Ilyas; Majid A. Syed 📂 Article 📅 1998 🏛 Springer US 🌐 English ⚖ 177 KB

An architecture for a VLSI FFT processor

✍ Joseph Ja'Ja'; Robert Michael Owens 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 682 KB