✦ LIBER ✦

A reconfigurable 8 GOP ASIC architecture for high-speed data communications

✍ Scribed by Grayver, E.; Daneshrad, B.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A RISC architecture for high-speed data

✍ Gribble, D.L.; Herzog, J.H. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 505 KB

A parallel architecture for high-speed d

✍ James A. Storer; John H. Reif 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 667 KB

A shift register architecture for high-s

✍ Lee, Chen -Yi ;Tsai, Jer -Min 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 992 KB

A multibus train communication (AMTRAC)

✍ Chlamtac, I.; Ganz, A. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 747 KB

Architecture design, performance analysi

✍ Ling Wu; Cheng Li 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 682 KB

A reconfigurable multiprocessor IC for r

✍ Chen, D.C.; Rabaey, J.M. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 833 KB