✦ LIBER ✦

A RISC architecture for high-speed data acquisition

✍ Scribed by Gribble, D.L.; Herzog, J.H.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A parallel architecture for high-speed d

✍ James A. Storer; John H. Reif 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 667 KB

Reprogrammable Platforms for High-Speed

✍ J. Ludvig; J. McCarthy; S. Neuendorffer; S. R. Sachs 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 556 KB

A shift register architecture for high-s

✍ Lee, Chen -Yi ;Tsai, Jer -Min 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 992 KB

A High Speed ADC for Rabbit System Data

✍ Oliver, John; Blocker, Craig; Kesten, Phil 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 732 KB

Event Analysis Language for High Speed D

✍ Hardekopf, R. A.; Poore, R. V.; Sunier, J. W.; Neiman, M.; Holm, A. 📂 Article 📅 1981 🏛 IEEE 🌐 English ⚖ 850 KB

High-Speed Data Acquisition System Messi

✍ Maki Sekiguchi; Hidehiko Nakaya; Hirokazu Kataza; Satoshi Miyazaki 📂 Article 📅 1998 🏛 Springer 🌐 English ⚖ 728 KB