✦ LIBER ✦

A shift register architecture for high-speed data sorting

✍ Scribed by Lee, Chen -Yi ;Tsai, Jer -Min

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A RISC architecture for high-speed data

✍ Gribble, D.L.; Herzog, J.H. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 505 KB

A parallel architecture for high-speed d

✍ James A. Storer; John H. Reif 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 667 KB

Parallel architecture for high-speed LZS

✍ Toyota Fujioka; Hirotomo Aso 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 212 KB

Multiprocessor architectures for high-sp

✍ E.H. Laouar; E Ball; D.S. Gibbs 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 344 KB

Architectures and technologies for high-

✍ Chan, V.W.S.; Hall, K.L.; Modiano, E.; Rauschenbach, K.A. 📂 Article 📅 1998 🏛 Optical Society of America 🌐 English ⚖ 399 KB

High-speed test of SFQ-shift register fi

✍ K. Fujiwara; Y. Yamashiro; N. Yoshikawa; Y. Hashimoto; S. Yorozu; H. Terai; A. F 📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 430 KB