✦ LIBER ✦

A parallel architecture for high-speed data compression

✍ Scribed by James A. Storer; John H. Reif

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Parallel architecture for high-speed LZS

✍ Toyota Fujioka; Hirotomo Aso 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 212 KB

A RISC architecture for high-speed data

✍ Gribble, D.L.; Herzog, J.H. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 505 KB

Design and implementation of a lossless

✍ Milward, M.; Nunez, J.L.; Mulvaney, D. 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 922 KB

A shift register architecture for high-s

✍ Lee, Chen -Yi ;Tsai, Jer -Min 📂 Article 📅 1995 🏛 Springer 🌐 English ⚖ 992 KB

High speed parallel data transmission

✍ M.B. Coyne 📂 Article 📅 1974 🏛 Elsevier Science 🌐 English ⚖ 373 KB

High-speed VLSI architecture for paralle

✍ Hanho Lee 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 673 KB