✦ LIBER ✦

A new model of subthreshold swing for sub-100 nm MOSFETs

✍ Scribed by Lin-An Yang; Chun-Li Yu; Yue Hao

Book ID: 108210720
Publisher: Elsevier Science
Year: 2008
Tongue: English
Weight: 215 KB
Volume: 48
Category: Article
ISSN: 0026-2714
DOI: 10.1016/j.microrel.2007.06.007

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A low damage Si3N4 sidewall spacer proce

A low damage Si3N4 sidewall spacer process for self-aligned sub-100 nm III–V MOSFETs

✍ X. Li; R.J.W. Hill; H. Zhou; C.D.W. Wilkinson; I.G. Thayne 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 345 KB

Substrate impact on threshold voltage an

Substrate impact on threshold voltage and subthreshold slope of sub-32 nm ultra thin SOI MOSFETs with thin buried oxide and undoped channel

✍ S. Burignat; D. Flandre; M.K. Md Arshad; V. Kilchytska; F. Andrieu; O. Faynot; J 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 981 KB

Fabrication of 100 nm gate length M

Fabrication of 100 nm gate length MOSFET's using a novel carbon nanotube-based nano-lithography

✍ J. Derakhshandeh; Y. Abdi; S. Mohajerzadeh; H. Hosseinzadegan; E. Asl. Soleimani 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 292 KB

New generation of Self Ionized Plasma co

New generation of Self Ionized Plasma copper seed for sub 40 nm nodes

✍ J. Guillan; K. Haxaire; S. Chhun; E. Richard; M.C. Luche; L. Arnaud; E. Petitpre 📂 Article 📅 2011 🏛 Elsevier Science 🌐 English ⚖ 540 KB

Two seed deposition hardware are compared in this paper: a standard Self Ionized Plasma (SIP) standard chamber and a new generation chamber allowing Cu deposition and re-sputtering simultaneously. TEM characterizations exhibits better features coverage for new seed generation thank to process fine t

Comparative study of calixarene and HSQ

Comparative study of calixarene and HSQ resist systems for the fabrication of sub-20 nm MOSFET device demonstrators

✍ J. Kretz; L. Dreeskornfeld; G. Ilicali; T. Lutz; W. Weber 📂 Article 📅 2005 🏛 Elsevier Science 🌐 English ⚖ 275 KB

A low damage RIE process for the fabrica

A low damage RIE process for the fabrication of compound semiconductor based transistors with sub-100 nm tungsten gates

✍ X. Li; X. Cao; H. Zhou; C.D.W. Wilkinson; S. Thoms; D. Macintyre; M. Holland; I. 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 126 KB

A new model of subthreshold swing for sub-100&#xa0;nm MOSFETs

A new model of subthreshold swing for sub-100 nm MOSFETs