✦ LIBER ✦

A multiplier chip with multiple-valued bidirectional current-mode logic circuits

✍ Scribed by Kameyama, M.; Kawahito, S.; Higuchi, T.

Book ID: 114545513
Publisher: IEEE
Year: 1988
Tongue: English
Weight: 1005 KB
Volume: 21
Category: Article
ISSN: 0018-9162
DOI: 10.1109/2.50

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Highly parallel residue arithmetic chip

Highly parallel residue arithmetic chip based on multiple-valued bidirectional current-mode logic

✍ Kameyama, M.; Sekibe, T.; Higuchi, T. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 987 KB

A 32×32-bit multiplier using multiple-va

A 32×32-bit multiplier using multiple-valued MOS current-mode circuits

✍ Kawahito, S.; Kameyama, M.; Higuchi, T.; Yamada, H. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 885 KB

High-speed area-efficient multiplier des

High-speed area-efficient multiplier design using multiple-valued current-mode circuits

✍ Kawahito, S.; Ishida, M.; Nakamura, T.; Kameyama, M.; Higuchi, T. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 884 KB

A 200 MHz pipelined multiplier using 1.5

A 200 MHz pipelined multiplier using 1.5 V-supply multiple-valued MOS current-mode circuits with dual-rail source-coupled logic

✍ Hanyu, T.; Kameyama, M. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 858 KB

Comments on "High-speed area-efficient m

Comments on "High-speed area-efficient multiplier design using multiple-valued current-mode circuits"

✍ Parhami, B.; Kawahito, S.; Ishida, M.; Nakamura, T.; Kameyama, M.; Higuchi, T. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 231 KB

Quaternary voltage-mode CMOS circuits fo

Quaternary voltage-mode CMOS circuits for multiple-valued logic

✍ Thoidis, I.; Soudris, D.; Karafyllidis, I.; Christoforidis, S.; Thanailakis, A. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 615 KB