✦ LIBER ✦

A 32×32-bit multiplier using multiple-valued MOS current-mode circuits

✍ Scribed by Kawahito, S.; Kameyama, M.; Higuchi, T.; Yamada, H.

Book ID: 119773916
Publisher: IEEE
Year: 1988
Tongue: English
Weight: 885 KB
Volume: 23
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.268

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

High-speed area-efficient multiplier des

High-speed area-efficient multiplier design using multiple-valued current-mode circuits

✍ Kawahito, S.; Ishida, M.; Nakamura, T.; Kameyama, M.; Higuchi, T. 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 884 KB

A multiplier chip with multiple-valued b

A multiplier chip with multiple-valued bidirectional current-mode logic circuits

✍ Kameyama, M.; Kawahito, S.; Higuchi, T. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 1005 KB

Comments on "High-speed area-efficient m

Comments on "High-speed area-efficient multiplier design using multiple-valued current-mode circuits"

✍ Parhami, B.; Kawahito, S.; Ishida, M.; Nakamura, T.; Kameyama, M.; Higuchi, T. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 231 KB

A 200 MHz pipelined multiplier using 1.5

A 200 MHz pipelined multiplier using 1.5 V-supply multiple-valued MOS current-mode circuits with dual-rail source-coupled logic

✍ Hanyu, T.; Kameyama, M. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 858 KB

Use of multiple-valued logic with 1.9-V

Use of multiple-valued logic with 1.9-V operational power supply to obtain a high-speed current-mode logic circuit

✍ Yasuhiro Sugimoto 📂 Article 📅 1996 🏛 John Wiley and Sons 🌐 English ⚖ 635 KB

This paper proposes a new construction of bipolar current-mode (CML) logic circuits based on the multiple-valued logic concept. Applying the multiple-valued logic concept, the new logic function, which can replace the conventional stack logic circuit and can be operated by a low supply voltage, can

[IEEE ISCAS 2001. The 2001 IEEE Internat

[IEEE ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems - Sydney, NSW, Australia (6-9 May 2001)] ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196) - Design of a high performance 32×32-bit multiplier with a novel sign select Booth encoder

✍ Kiwon Choi, ; Minkyu Song, 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 413 KB