✦ LIBER ✦

Quaternary voltage-mode CMOS circuits for multiple-valued logic

✍ Scribed by Thoidis, I.; Soudris, D.; Karafyllidis, I.; Christoforidis, S.; Thanailakis, A.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design of CMOS multiple–valued logic cir

✍ Kazutaka Taniguchi; Fumio Ueno; Takahiro Inoue 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 451 KB

A novel Voltage-mode CMOS quaternary log

✍ da Silva, R.C.G.; Boudinov, H.; Carro, L. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 159 KB

CMOS voltage-mode quaternary look-up tab

✍ R.C.G. da Silva; C. Lazzari; H. Boudinov; L. Carro 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 327 KB

Implementation of Multi-Valued Logic Gat

✍ Turgay Temel; Avni Morgul 📂 Article 📅 2004 🏛 Springer 🌐 English ⚖ 463 KB

Injected voltage low-power CMOS for 3-va

✍ Mouftah, H.T.; Smith, K.C. 📂 Article 📅 1982 🏛 The Institution of Electrical Engineers ⚖ 384 KB

An implementation of multiple-valued log

✍ Izumi Sakata 📂 Article 📅 1989 🏛 John Wiley and Sons 🌐 English ⚖ 542 KB