✦ LIBER ✦

Design of CMOS multiple–valued logic circuits using only one voltage source

✍ Scribed by Kazutaka Taniguchi; Fumio Ueno; Takahiro Inoue

Book ID: 112078420
Publisher: John Wiley and Sons
Year: 1990
Tongue: English
Weight: 451 KB
Volume: 73
Category: Article
ISSN: 8756-663X
DOI: 10.1002/ecjb.4420730513

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Quaternary voltage-mode CMOS circuits fo

Quaternary voltage-mode CMOS circuits for multiple-valued logic

✍ Thoidis, I.; Soudris, D.; Karafyllidis, I.; Christoforidis, S.; Thanailakis, A. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 615 KB

Design of VLSI-oriented radix-4 signed-d

Design of VLSI-oriented radix-4 signed-digit arithmetic circuits using multiple-valued logic

✍ Shoji Kawahito; Michitaka Kameyama; Tatsuo Higuchi 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 833 KB

Design of sub-1-V CMOS bandgap reference

Design of sub-1-V CMOS bandgap reference circuit using only one BJT

✍ Lahiri, Abhirup; Agarwal, Nitin 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 781 KB

Design and evaluation of a multiple-valu

Design and evaluation of a multiple-valued arithmetic integrated circuit based on differential logic

✍ Hanyu, T.; Mochizuki, A.; Kameyama, M. 📂 Article 📅 1996 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 809 KB

Detection of multiple input bridging and

Detection of multiple input bridging and stuck-on faults in CMOS logic circuits using current monitoring

✍ Niraj K. Jha; Qiao Tong 📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 804 KB

[IEEE 2011 18th IEEE International Confe

[IEEE 2011 18th IEEE International Conference on Electronics, Circuits and Systems - (ICECS 2011) - Beirut, Lebanon (2011.12.11-2011.12.14)] 2011 18th IEEE International Conference on Electronics, Circuits, and Systems - CMOS-compatible structure for voltage-mode multiple-valued logic circuits

✍ Sendi, Mohammad S. Eslampanah; Sharifkhani, Mohammad; Sodagar, Amir M. 📂 Article 📅 2011 🏛 IEEE ⚖ 456 KB