๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Design and evaluation of a multiple-valued arithmetic integrated circuit based on differential logic

โœ Scribed by Hanyu, T.; Mochizuki, A.; Kameyama, M.

Book ID
114447549
Publisher
The Institution of Electrical Engineers
Year
1996
Tongue
English
Weight
809 KB
Volume
143
Category
Article
ISSN
1350-2409

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

Design of a fault-tolerant arithmetic ci
Design of a fault-tolerant arithmetic circuit based on distributed coding and its evaluation
โœ Takeshi Kasuga Member; Michitaka Kameyama; Tatsuo Higuchi ๐Ÿ“‚ Article ๐Ÿ“… 1990 ๐Ÿ› John Wiley and Sons ๐ŸŒ English โš– 805 KB

## Abstract The robust fault tolerance is a property that even if an error occurs in the arithmetic circuit, the result of operation does not differ much from the correct value. Such a property will become more important in the construction of a highly safe system. In the present digital system, th

[IEEE Comput. Soc 30th IEEE Internationa
[IEEE Comput. Soc 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000) - Portland, OR, USA (23-25 May 2000)] Proceedings 30th IEEE International Symposium on Multiple-Valued Logic (ISMVL 2000) - Standard CMOS implementation of a multiple-valued logic signed-digit adder based on negative differential-resistance devices
โœ Gonzalez, A.F.; Bhattacharya, M.; Kulkarni, S.; Mazumder, P. ๐Ÿ“‚ Article ๐Ÿ“… 2000 ๐Ÿ› IEEE Comput. Soc ๐ŸŒ English โš– 598 KB