A novel Voltage-mode CMOS quaternary logic design
β Scribed by da Silva, R.C.G.; Boudinov, H.; Carro, L.
- Book ID
- 114618283
- Publisher
- IEEE
- Year
- 2006
- Tongue
- English
- Weight
- 159 KB
- Volume
- 53
- Category
- Article
- ISSN
- 0018-9383
No coin nor oath required. For personal study only.
π SIMILAR VOLUMES
This book presents an in-depth treatment of various power reduction and speed enhancement techniques based on multiple supply and threshold voltages. A detailed discussion of the sources of power consumption in CMOS circuits will be provided whilst focusing primarily on identifying the mechanisms by
This book presents an in-depth treatment of various power reduction and speed enhancement techniques based on multiple supply and threshold voltages. A detailed discussion of the sources of power consumption in CMOS circuits will be provided whilst focusing primarily on identifying the mechanisms by