✦ LIBER ✦

An implementation of multiple-valued logic circuit with cmos multiple-valued output gates

✍ Scribed by Izumi Sakata

Book ID: 112205830
Publisher: John Wiley and Sons
Year: 1989
Tongue: English
Weight: 542 KB
Volume: 20
Category: Article
ISSN: 0882-1666
DOI: 10.1002/scj.4690200207

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Optoelectronic multiple-valued logic imp

Optoelectronic multiple-valued logic implementation

✍ Liu, Shutian; Li, Chunfei; Wu, Jie; Liu, Yudong 📂 Article 📅 1989 🏛 Optical Society of America 🌐 English ⚖ 450 KB

Quaternary voltage-mode CMOS circuits fo

Quaternary voltage-mode CMOS circuits for multiple-valued logic

✍ Thoidis, I.; Soudris, D.; Karafyllidis, I.; Christoforidis, S.; Thanailakis, A. 📂 Article 📅 1998 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 615 KB

Implementation of Multi-Valued Logic Gat

Implementation of Multi-Valued Logic Gates Using Full Current-Mode CMOS Circuits

✍ Turgay Temel; Avni Morgul 📂 Article 📅 2004 🏛 Springer 🌐 English ⚖ 463 KB

Design of CMOS multiple–valued logic cir

Design of CMOS multiple–valued logic circuits using only one voltage source

✍ Kazutaka Taniguchi; Fumio Ueno; Takahiro Inoue 📂 Article 📅 1990 🏛 John Wiley and Sons 🌐 English ⚖ 451 KB

Multiple-valued logic network using quan

Multiple-valued logic network using quantum-device-oriented superpass gates and its minimisation

✍ Deng, X.; Hanyu, T.; Kameyama, M. 📂 Article 📅 1995 🏛 The Institution of Electrical Engineers 🌐 English ⚖ 874 KB

Fault detection for multiple-valued logi

Fault detection for multiple-valued logic circuits with fanout-free

✍ Zhongliang Pan 📂 Article 📅 2004 🏛 SP Science Press 🌐 English ⚖ 515 KB