✦ LIBER ✦

A moving threads processor architecture MTPA

✍ Scribed by M. Forsell; V. Leppänen

Publisher: Springer US
Year: 2011
Tongue: English
Weight: 937 KB
Volume: 57
Category: Article
ISSN: 0920-8542
DOI: 10.1007/s11227-011-0573-9

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

SPARC: A scalable processor architecture

✍ Anant Agrawal; Robert B Garner 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 555 KB

A multi-thread approach reducing program

A multi-thread approach reducing program execution time in a heterogeneous reconfigurable multi-processor architecture

✍ Miroslaw Thor 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 995 KB

A CAM-based keyword match processor arch

A CAM-based keyword match processor architecture

✍ Long Bu; John A. Chandy 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 171 KB

An architecture for a VLSI FFT processor

✍ Joseph Ja'Ja'; Robert Michael Owens 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 682 KB

A reconfigurable parallel architecture f

A reconfigurable parallel architecture for a fuzzy processor

✍ G. Ascia; V. Catania; A. Puliafito; L. Vita 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 745 KB

An integrated co-processor architecture

An integrated co-processor architecture for a smartcard

✍ Holger Bock; Wolfgang Mayerwieser; Karl C. Posch; Reinhard Posch; Volker Schindl 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 551 KB

A prototype VLSI design for a new smartcard co-processor for fast modular arithmetic with long integers is described. We present design criteria, objectives for selecting algorithms, the co-processor's structure, and some implementation details. Emphasis is also put on the manifold constraints which