✦ LIBER ✦

SPARC: A scalable processor architecture

✍ Scribed by Anant Agrawal; Robert B Garner

Publisher: Elsevier Science
Year: 1992
Tongue: English
Weight: 555 KB
Volume: 7
Category: Article
ISSN: 0167-739X
DOI: 10.1016/0167-739x(92)90017-6

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Scalable Distributed Shared Memory Arc

A Scalable Distributed Shared Memory Architecture

✍ S. Krishnamoorthy; A. Choudhary 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 736 KB

Scalability of a multiprocessor architecture depends on its ability to manage interconnection network latency with increasing number of processors. Interconnection network latency can be minimized by reducing the distance traversed by a message in terms of number of nodes and wire lengths. Scalabili

A Methodology for Programming Scalable A

A Methodology for Programming Scalable Architectures

✍ R. Panwar; G. Agha 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 843 KB

A scalable architecture for lattice-gas

A scalable architecture for lattice-gas simulations

✍ Steven D Kugelmass; Kenneth Steiglitz 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 930 KB

A CAM-based keyword match processor arch

A CAM-based keyword match processor architecture

✍ Long Bu; John A. Chandy 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 171 KB

An architecture for a VLSI FFT processor

✍ Joseph Ja'Ja'; Robert Michael Owens 📂 Article 📅 1983 🏛 Elsevier Science 🌐 English ⚖ 682 KB

A reconfigurable parallel architecture f

A reconfigurable parallel architecture for a fuzzy processor

✍ G. Ascia; V. Catania; A. Puliafito; L. Vita 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 745 KB