✦ LIBER ✦

A metric for estimating the fault-secure behavior of digital circuits

✍ Scribed by McNamer, M.; Kanopoulos, N.

Book ID: 114555708
Publisher: IEEE
Year: 1998
Tongue: English
Weight: 762 KB
Volume: 47
Category: Article
ISSN: 0018-9529
DOI: 10.1109/24.722279

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Estimation of Test Metrics for the Optim

Estimation of Test Metrics for the Optimisation of Analogue Circuit Testing

✍ Ahcène Bounceur; Salvador Mir; Emmanuel Simeu; Luis Rolíndez 📂 Article 📅 2007 🏛 Springer US 🌐 English ⚖ 649 KB

Comments on "The Error Latency of a Faul

Comments on "The Error Latency of a Fault in a Sequential Digital Circuit"

✍ David, R.; Tellez-Giron, R. 📂 Article 📅 1979 🏛 IEEE 🌐 English ⚖ 343 KB

Design of a novel fault-tolerant voter c

Design of a novel fault-tolerant voter circuit for TMR implementation to improve reliability in digital circuits

✍ R.V. Kshirsagar; R.M. Patrikar 📂 Article 📅 2009 🏛 Elsevier Science 🌐 English ⚖ 386 KB

Due to the shrinking of feature size and significant reduction in noise margins, nanoscale circuits have become more susceptible to manufacturing defects, interference from radiation and noise-related transient faults. Many of these faults are not permanent in nature but their occurrence can result

On the modelling of digital circuits for

On the modelling of digital circuits for the test pattern generation for device input faults

✍ Stavros P. Dokouzyannis 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 518 KB

SSCSSC: a tool for the teaching of digit

SSCSSC: a tool for the teaching of digital circuits

✍ Corsini, P.; Rizzo, L. 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 519 KB

A proposal for the implementation of ter

A proposal for the implementation of ternary digital circuits

✍ N.V. Serran; A. Martins Jorge; J.A. Siqueira Dias 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 606 KB

A non-classica1 multi-valued logie based on Post algebra is presented. Besides the convmentional Post's cyclic negation, this non-classical logie algebra defines new operators that simplify the truth-table minimization techniques. An electronie implementation of this algebra for a three-leve1 logie