✦ LIBER ✦

A high-speed dual modulus prescaler using 0.25 µm CMOS Technology

✍ Scribed by Wen-rong Yang; Jia-lin Cao; Feng Ran; Jian Wang

Book ID: 107482212
Publisher: Chinese Electronic Periodical Services
Year: 2004
Tongue: English
Weight: 416 KB
Volume: 8
Category: Article
ISSN: 1007-6417
DOI: 10.1007/s11741-004-0076-5

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low power consumption high speed CMOS du

Low power consumption high speed CMOS dual-modulus 15/16 prescaler for optical and wireless communications

✍ Hui-min Liu; Xiao-xing Zhang; Yu-jie Dai; Ying-jie Lv 📂 Article 📅 2011 🏛 Tianjin University of Technology 🌐 English ⚖ 228 KB

Device characterisation of a high-perfor

Device characterisation of a high-performance 0.25 μm CMOS technology

✍ P.H. Woerlee; C.A.H. Juffermans; H. Lifka; W.H. Manders; H.G. Pomp; G.M. Paulzen 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 218 KB

Fabrication of high performance 512Kb SR

Fabrication of high performance 512Kb SRAMs in 0.25 μm CMOS technology using x-ray lithography

✍ R. Viswanathan; D. Seeger; A. Bright; T. Bucelot; A. Pomerene; K. Petrillo; P. B 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 485 KB

A high-performance 1–7 GHz UWB LNA using

A high-performance 1–7 GHz UWB LNA using standard 0.18 μM CMOS technology

✍ Shu-Hui Yen; Chang-Zhi Chen; Yo-Sheng Lin; Chi-Chen Chen 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 493 KB

design of multiband antennas using a single radiator. The theoretical prediction of antenna resonances can be achieved based on an effective medium model. Theoretical results have been verified via numerical simulations and measurements, which are all in good agreement. Further works include the imp

4M-bit DRAMS: 80 ns high-speed accessing

4M-bit DRAMS: 80 ns high-speed accessing accomplished using 0.8 μm P/N CMOS microfabrication technology : Masayoshi Nakane and Testsuo Ono. JEE (Japan) 32 (January 1989)

📂 Article 📅 1990 🏛 Elsevier Science 🌐 English ⚖ 120 KB

Using CAD tools for shortening the desig

Using CAD tools for shortening the design cycle of high-performance sigma–delta modulators: A 16·4 bit, 9·6 kHz, 1·71 mW ΣΔM in CMOS 0·7 μm technology

✍ Medeiro, Fernando; Pérez-Verdú, Belén; De La Rosa, José M.; Rodríguez-Vázquez, Á 📂 Article 📅 1997 🏛 John Wiley and Sons 🌐 English ⚖ 375 KB 👁 1 views

This paper uses a CAD methodology proposed by the authors to design a low-power second-order M. This modulator has been fabricated in a 0•7 m CMOS technology to be used as the front-end of an energy-metering mixed-signal ASIC and features 16•4 bit at a digital output rate of 9•6 kHz with a power con