𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Device characterisation of a high-performance 0.25 μm CMOS technology

✍ Scribed by P.H. Woerlee; C.A.H. Juffermans; H. Lifka; W.H. Manders; H.G. Pomp; G.M. Paulzen; A.J. Walker; R. Woltjer

Publisher
Elsevier Science
Year
1992
Tongue
English
Weight
218 KB
Volume
19
Category
Article
ISSN
0167-9317

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Design and characterization of high-volt
Design and characterization of high-voltage NMOS and PMOS devices in standard 0.25 μm CMOS technology
✍ Xiaoliang Han; Chihao Xu 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 281 KB

This paper presents the design of high-voltage NMOS and PMOS devices with shallow trench isolation (STI) in standard 0.25 mm/5 V CMOS technology. Breakdown voltages of 20 V for n-channel device with a specific on resistance of 1.06 mO cm 2 and À20 V for p-channel device with a specific on resistance

A high-performance 1–7 GHz UWB LNA using
A high-performance 1–7 GHz UWB LNA using standard 0.18 μM CMOS technology
✍ Shu-Hui Yen; Chang-Zhi Chen; Yo-Sheng Lin; Chi-Chen Chen 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 493 KB

design of multiband antennas using a single radiator. The theoretical prediction of antenna resonances can be achieved based on an effective medium model. Theoretical results have been verified via numerical simulations and measurements, which are all in good agreement. Further works include the imp

Design of LNA at 2.4 GHz using 0.25 μm C
Design of LNA at 2.4 GHz using 0.25 μm CMOS technology
✍ Xiaomin Yang; Thomas X. Wu; John McMacken 📂 Article 📅 2003 🏛 John Wiley and Sons 🌐 English ⚖ 192 KB

## Abstract Two 2.4‐GHz fully integrated CMOS low‐noise amplifiers (LNA) have been designed in a 0.25‐μm CMOS process. Design procedure and simulation results are presented in this paper. In the design of differential LNA, a novel idea is proposed so that the die area can be greatly reduced. © 2003

High-quality-factor (33) and high-resona
High-quality-factor (33) and high-resonant-frequency (35 GHz) spiral inductors fabricated in 0.25-μM mixed-signal/RF-CMOS technology
✍ Yo-Sheng Lin; Shen-Hong Wu; Hong-Wei Chiu; Shey-Shi Lu 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 252 KB

## Abstract In this paper, we demonstrate a comprehensive analysis of the effects of the layout, temperature (from −50°C to 200°C), top‐metal‐layer thickness, and substrate impedance on the performances of high‐quality‐factor (__Q__ factor) and high‐resonant‐frequency (__f__~__SR__~) spiral inducto