✦ LIBER ✦

A hierarchical reconfiguration strategy for bus-based multiprocessors

✍ Scribed by Ashish Pancholy; Fidel Muradali; Vinod K. Agarwal

Book ID: 112947418
Publisher: Springer
Year: 1990
Tongue: English
Weight: 676 KB
Volume: 5
Category: Article
ISSN: 1000-9000
DOI: 10.1007/bf02943423

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A reconfigurable bus structure for multi

A reconfigurable bus structure for multiprocessors with bandwidth reuse

✍ Sibabrata Ray; Hong Jiang 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 331 KB

Shared bus is one of the most popular communication media for tightly coupled multiprocessing environments. However, a shared bus can provide only limited bandwidth, a fact that limits its usability. In this paper we propose a re-con®gurable bus structure with both temporal and spatial/spectral band

Reconfigurable shared and dedicated-bus

Reconfigurable shared and dedicated-bus multiprocessor for parallel computing

✍ Tirumale Ramesh; Subramaniam Ganesan 📂 Article 📅 1993 🏛 Elsevier Science 🌐 English ⚖ 628 KB

Achieving high performance in bus-based

Achieving high performance in bus-based shared-memory multiprocessors

✍ Milenkovic, A. 📂 Article 📅 2000 🏛 IEEE Computer Society 🌐 English ⚖ 130 KB

ReMAP: A Reconfigurable Architecture for

ReMAP: A Reconfigurable Architecture for Chip Multiprocessors

✍ Watkins, M.A.; Albonesi, D.H. 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 898 KB

Design of a bus-based shared-memory mult

Design of a bus-based shared-memory multiprocessor DICE

✍ Gyungho Lee; Bland W Quattlebaum; Sangyeun Cho; Larry L Kinney 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 642 KB

Performance evaluation of a bus-based mu

Performance evaluation of a bus-based multistage multiprocessor architecture

✍ A. Veglis; A. Pombortsis; E. Papaefstathiou 📂 Article 📅 2000 🏛 Elsevier Science 🌐 English ⚖ 370 KB