Achieving high performance in bus-based shared-memory multiprocessors
โ Scribed by Milenkovic, A.
- Book ID
- 114561140
- Publisher
- IEEE Computer Society
- Year
- 2000
- Tongue
- English
- Weight
- 130 KB
- Volume
- 8
- Category
- Article
- ISSN
- 1092-3063
No coin nor oath required. For personal study only.
๐ SIMILAR VOLUMES
The latest processor generations-e.g., HPPA 8000, MIPS R10000 or Ultra SPARC-include a monitoring unit. A processor monitor can count events like read/write cache misses and processor stall cycles due to load and store operations. This information is usually only used for offline profiling. However,
Interconnection network organization has a signiยฎcant impact on multiprocessor system performance. However, detailed and comprehensive studies of the performance and the eect of dierent organizations are virtually non-existent. In this study, three interconnection network organizations are evaluated