✦ LIBER ✦

ReMAP: A Reconfigurable Architecture for Chip Multiprocessors

✍ Scribed by Watkins, M.A.; Albonesi, D.H.

Book ID: 114583282
Publisher: IEEE
Year: 2011
Tongue: English
Weight: 898 KB
Volume: 31
Category: Article
ISSN: 0272-1732
DOI: 10.1109/mm.2011.14

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A Resource-Efficient Communication Archi

A Resource-Efficient Communication Architecture for Chip Multiprocessors on FPGAs

✍ Xiaofang (Maggie) Wang; Swetha Thota 📂 Article 📅 2011 🏛 Springer 🌐 English ⚖ 784 KB

Nahalal: Cache Organization for Chip Mul

Nahalal: Cache Organization for Chip Multiprocessors

✍ Guz, Z.; Keidar, I.; Kolodny, A.; Weiser, U.C. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 178 KB

Multiple-path execution for chip multipr

Multiple-path execution for chip multiprocessors

✍ Matthew C. Chidester; Alan D. George; Matthew A. Radlinski 📂 Article 📅 2003 🏛 Elsevier Science 🌐 English ⚖ 262 KB

Reconfigurable mesh-based inter-chip opt

Reconfigurable mesh-based inter-chip optical interconnection network for distributed-memory multiprocessor system

✍ Zhihua Yu; Fengguang Luo; Bin LI; Weilin Zhou; Liangjia Zong; Qing Tao 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 840 KB

A reconfigurable bus structure for multi

A reconfigurable bus structure for multiprocessors with bandwidth reuse

✍ Sibabrata Ray; Hong Jiang 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 331 KB

Shared bus is one of the most popular communication media for tightly coupled multiprocessing environments. However, a shared bus can provide only limited bandwidth, a fact that limits its usability. In this paper we propose a re-con®gurable bus structure with both temporal and spatial/spectral band

A hierarchical reconfiguration strategy

A hierarchical reconfiguration strategy for bus-based multiprocessors

✍ Ashish Pancholy; Fidel Muradali; Vinod K. Agarwal 📂 Article 📅 1990 🏛 Springer 🌐 English ⚖ 676 KB