✦ LIBER ✦

Performance evaluation of a bus-based multistage multiprocessor architecture

✍ Scribed by A. Veglis; A. Pombortsis; E. Papaefstathiou

Publisher: Elsevier Science
Year: 2000
Tongue: English
Weight: 370 KB
Volume: 46
Category: Article
ISSN: 1383-7621
DOI: 10.1016/s1383-7621(98)00061-7

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Performance evaluation of SNAIL: A multi

Performance evaluation of SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture

✍ Junji Yamamoto; Takashi Fujiwara; Takuji Komeda; Takayuki Kamei; Toshihiro Hanaw 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 909 KB

Performance analysis of multiprocessor s

Performance analysis of multiprocessor systems with bus architecture

✍ Toshio Matsunaga; Yoshimi Fukumura 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 672 KB

A data driven multiprocessor—Its archite

A data driven multiprocessor—Its architecture and performance evaluation

✍ B Shirazi; A.R Hurson 📂 Article 📅 1989 🏛 Elsevier Science ⚖ 1017 KB

Performance evaluation of cache architec

Performance evaluation of cache architectures in tightly coupled multiprocessor systems

✍ Jean-Marc Kuntz 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 998 KB

Performance analysis of hybrid network m

Performance analysis of hybrid network multiprocessor architecture

✍ Averbuch, A. ;Roditty, Y. ;Shoham, B. 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 407 KB

Coherence and Replacement Protocol of DI

Coherence and Replacement Protocol of DICE—A Bus-Based COMA Multiprocessor

✍ Sangyeun Cho; Jinseok Kong; Gyungho Lee 📂 Article 📅 1999 🏛 Elsevier Science 🌐 English ⚖ 506 KB

As microprocessors become faster and demand more bandwidth, the already limited scalability of a shared bus decreases even further. DICE, a shared-bus multiprocessor, utilizes cache only memory architecture (COMA) to effectively decrease the speed gap between modern high-performance microprocessors