✦ LIBER ✦

A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background Calibration

✍ Scribed by Zwei-Mei Lee; Cheng-Yeh Wang; Jieh-Tsorng Wu

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A CMOS 6-Bit 16-GS/s Time-Interleaved AD

✍ Chun-Cheng Huang; Chung-Yi Wang; Jieh-Tsorng Wu 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 633 KB

Correction to “A 15-Bit 40-MS/s CMOS Pip

✍ Liu, H.-C.; Lee, Z.-M.; Wu, J.-T. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 34 KB

"Split ADC" architecture for determinist

✍ McNeill, J.; Coln, M.C.W.; Larivee, B.J. 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 799 KB

A 15-bit Linear 20-MS/s Pipelined ADC Di

✍ Yun-Shiang Shu; Bang-Sup Song 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 718 KB

Comments on 'Split ADC' architecture for

✍ Jipeng Li; Un-Ku Moon; McNeill, J.A.; Coln, M.; Larivee, B. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 31 KB

A 15-b 40-MS/s CMOS pipelined analog-to-

✍ Hung-Chih Liu; Zwei-Mei Lee; Jieh-Tsorng Wu 📂 Article 📅 2005 🏛 IEEE 🌐 English ⚖ 584 KB