𝔖 Bobbio Scriptorium

✦ LIBER ✦

A CMOS 6-Bit 16-GS/s Time-Interleaved ADC Using Digital Background Calibration Techniques

✍ Scribed by Chun-Cheng Huang; Chung-Yi Wang; Jieh-Tsorng Wu

Book ID: 111972046
Publisher: IEEE
Year: 2011
Tongue: English
Weight: 633 KB
Volume: 46
Category: Article
ISSN: 0018-9200
DOI: 10.1109/jssc.2011.2109511

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A CMOS 15-bit 125-MS/s Time-Interleaved

A CMOS 15-bit 125-MS/s Time-Interleaved ADC With Digital Background Calibration

✍ Zwei-Mei Lee; Cheng-Yeh Wang; Jieh-Tsorng Wu 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 751 KB

ECS Transactions [ECS China Semiconducto

ECS Transactions [ECS China Semiconductor Technology International Conference 2012 (CSTIC 2012) - Shanghai, China (March 18 - March 19, 2012)] - A 1.5GS/s 6bit 2bit/Step Asynchronous Time Interleaved SAR ADC in 65nm CMOS

✍ Wang, Zhaorui; Chen, Yong; Qian, He 📂 Article 📅 2012 🏛 ECS ⚖ 376 KB

[IEEE 2007 IEEE Custom Integrated Circui

[IEEE 2007 IEEE Custom Integrated Circuits Conference - San Jose, CA, USA (2007.09.16-2007.09.19)] 2007 IEEE Custom Integrated Circuits Conference - A Low-Power, 6-bit Time-Interleaved SAR ADC Using OFDM Pilot Tone Calibration

✍ Oh, Yangjin; Murmann, Boris 📂 Article 📅 2007 🏛 IEEE ⚖ 648 KB

[IEEE 2010 IEEE International Solid- Sta

[IEEE 2010 IEEE International Solid- State Circuits Conference - (ISSCC) - San Francisco, CA, USA (2010.02.7-2010.02.11)] 2010 IEEE International Solid-State Circuits Conference - (ISSCC) - A 2.6mW 6b 2.2GS/s 4-times interleaved fully dynamic pipelined ADC in 40nm digital CMOS

✍ Verbruggen, Bob; Craninckx, Jan; Kuijk, Maarten; Wambacq, Piet; Van der Plas, Ge 📂 Article 📅 2010 🏛 IEEE ⚖ 314 KB