✦ LIBER ✦

"Split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC

✍ Scribed by McNeill, J.; Coln, M.C.W.; Larivee, B.J.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Comments on 'Split ADC' architecture for

✍ Jipeng Li; Un-Ku Moon; McNeill, J.A.; Coln, M.; Larivee, B. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 31 KB

A CMOS 15-bit 125-MS/s Time-Interleaved

✍ Zwei-Mei Lee; Cheng-Yeh Wang; Jieh-Tsorng Wu 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 751 KB

A CMOS 6-Bit 16-GS/s Time-Interleaved AD

✍ Chun-Cheng Huang; Chung-Yi Wang; Jieh-Tsorng Wu 📂 Article 📅 2011 🏛 IEEE 🌐 English ⚖ 633 KB

A 14-bit digitally self-calibrated pipel

✍ Iizuka, K.; Matsui, H.; Ueda, M.; Daito, M. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 704 KB

Comments on "A 16-bit 65-MS/s Pipeline A

✍ Serdijn, W. A. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 70 KB

[IEEE 2012 IEEE Custom Integrated Circui

✍ Liu, Wenbo; Huang, Pingli; Chiu, Yun 📂 Article 📅 2012 🏛 IEEE ⚖ 350 KB