✦ LIBER ✦

A 7.5-ns 32 K×8 CMOS SRAM

✍ Scribed by Okuyama, H.; Nakano, T.; Nishida, S.; Aono, E.; Satoh, H.; Arita, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 35-ns 128K×8 CMOS SRAM

✍ Komatsu, T.; Taniguchi, H.; Okazaki, N.; Nishihara, T.; Kayama, S.; Hoshi, N.; A 📂 Article 📅 1987 🏛 IEEE 🌐 English ⚖ 899 KB

A 5-ns 32 K ×8/×9 bi-CMOS TTL SRAM with

✍ Shigeki Ohbayashi; Toru Shiomi; Ryuichi Matsuo; Tadashi Sumi; Hiroki Honda; Yosh 📂 Article 📅 1994 🏛 John Wiley and Sons 🌐 English ⚖ 843 KB

8-ns CMOS 64 K×4 and 256 K×1 SRAMs

✍ Flannagan, S.T.; Pelley, P.H.; Herr, N.; Engles, B.E.; Feng, T.; Nogle, S.G.; Ea 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 780 KB

A 25-ns low-power full-CMOS 1-Mbit (128

✍ Chu, S.T.; Dikken, J.; Hartgring, C.D.; List, F.J.; Raemaekers, J.G.; Bells, S.A 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 678 KB

A 14 ns 256 K×1 CMOS SRAM with multiple

✍ Voss, P.H.; Pfennings, L.C.M.G.; Phelan, C.G.; O'Connell, C.M.; Davies, T.J.; On 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 634 KB

A 1.8-ns access, 550-MHz, 4.5-Mb CMOS SR

✍ Nambu, H.; Kanetani, K.; Yamasaki, K.; Higeta, K.; Usami, M.; Fujimura, Y.; Ando 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 194 KB