✦ LIBER ✦

A 65-nm High-Frequency Low-Noise CMOS-Based RF SoC Technology

✍ Scribed by Dajiang Yang; Yuanli Ding; Huang, S.

Book ID: 114619853
Publisher: IEEE
Year: 2010
Tongue: English
Weight: 803 KB
Volume: 57
Category: Article
ISSN: 0018-9383
DOI: 10.1109/ted.2009.2034994

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A V-band low-noise amplifier co-designed

A V-band low-noise amplifier co-designed with ESD network in 65-nm RF CMOS

✍ Ming-Hsien Tsai; Shawn S. H. Hsu 📂 Article 📅 2012 🏛 John Wiley and Sons 🌐 English ⚖ 577 KB

A Compact RF CMOS Modeling for Accurate

A Compact RF CMOS Modeling for Accurate High-Frequency Noise Simulation in Sub-100-nm MOSFETs

✍ Jyh Chyurn Guo; Yi Min Lin 📂 Article 📅 2008 🏛 IEEE 🌐 English ⚖ 581 KB

Design of a Low Voltage-Low Power 3.1–10

Design of a Low Voltage-Low Power 3.1–10.6 GHz UWB RF Front-End in a CMOS 65 nm Technology

✍ Simitsakis, P.; Papananos, Y.; Kytonaki, E.-S. 📂 Article 📅 2010 🏛 Institute of Electrical and Electronics Engineers 🌐 English ⚖ 263 KB

A high gain, low noise WLAN receiver for

A high gain, low noise WLAN receiver for dual if double downconversion application in 90-nm RF CMOS

✍ Chieh-Pin Chang; Jian-An Hou; Jionguang Su; Ja-Hao Chen; Chih-Wei Chen; Tsyr-Shy 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 726 KB

## Abstract A high power gain, low noise WLAN receiver, using a 158 GHz f~T~ 90‐nm RF CMOS technology for dual IF double downconversion system‐in‐package application is demonstrated. The proposed circuit could improve the design flexibility of back‐end stages due to its high power gain and low nois

High-frequency four noise parameters of

High-frequency four noise parameters of silicon-on-insulator-based technology MOSFET for the design of low-noise RF integrated circuits

✍ Dambrine, G.; Raskin, J.-P.; Danneville, F.; Vanhoenackel Janvier, D.; Colinge, 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 262 KB

A high current gain gate-controlled late

A high current gain gate-controlled lateral bipolar junction transistor with 90 nm CMOS technology for future RF SoC applications

✍ Shuo-Mao Chen; Yean-Kuen Fang; Wen-Kuan Yeh; I.C. Lee; Yen-Ting Chiang 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 450 KB