✦ LIBER ✦

A 64-Mb DRAM with meshed power line

✍ Scribed by Yamada, T.; Nakata, Y.; Hasegawa, J.; Amano, N.; Shibayama, A.; Sasago, M.; Matsuo, N.; Yabu, T.; Matsumoto, S.; Okada, S.; Inoue, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Word-line architecture for highly reliab

✍ Takashima, D.; Oowaki, Y.; Ogiwara, R.; Watanabe, Y.; Tsuchida, K.; Ohta, M.; Na 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 742 KB

A 45-ns 64-Mb DRAM with a merged match-l

✍ Mori, S.; Miyamoto, H.; Morooka, Y.; Kikuda, S.; Suwa, M.; Kinoshita, M.; Hachis 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 784 KB

A 29-ns 64-Mb DRAM with hierarchical arr

✍ Nakamura, M.; Takahashi, T.; Akiba, T.; Kitsukawa, G.; Morino, M.; Sekiguchi, T. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 896 KB

A 40-ns 64-Mb DRAM with 64-b parallel da

✍ Taguchi, M.; Tomita, H.; Uchida, T.; Ohnishi, Y.; Sato, K.; Ema, T.; Higashitani 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 653 KB

0.13-μm 32-Mb/64-Mb embedded DRAM core w

✍ Kikukawa, H.; Tomishima, S.; Tsuji, T.; Kawasaki, T.; Sakamoto, S.; Ishikawa, M. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 390 KB

A 14-ns 14-Mb CMOS DRAM with 300-mW acti

✍ Kirihata, T.; Dhong, S.H.; Kitamura, K.; Sunaga, T.; Katayama, Y.; Scheuerlein, 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 892 KB