✦ LIBER ✦

A 40-ns 64-Mb DRAM with 64-b parallel data bus architecture

✍ Scribed by Taguchi, M.; Tomita, H.; Uchida, T.; Ohnishi, Y.; Sato, K.; Ema, T.; Higashitani, M.; Yabu, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 29-ns 64-Mb DRAM with hierarchical arr

✍ Nakamura, M.; Takahashi, T.; Akiba, T.; Kitsukawa, G.; Morino, M.; Sekiguchi, T. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 896 KB

A 45-ns 64-Mb DRAM with a merged match-l

✍ Mori, S.; Miyamoto, H.; Morooka, Y.; Kikuda, S.; Suwa, M.; Kinoshita, M.; Hachis 📂 Article 📅 1991 🏛 IEEE 🌐 English ⚖ 784 KB