## Abstract This article presents design and implementation of a 60‐GHz millimeter‐ wave on‐chip bandpass filter using a 0.18‐μm standard CMOS process. The asymmetric compact microstrip resonator cell structure is used to design the filter with two transmission zeros. The input and output capacitor
A 60-GHz millimeter-wave CMOS Marchand balun using 0.18-μm CMOS technology
✍ Scribed by C.-H. Liu; C.-Y. Hsu; H.-R. Chuang; C.-Y. Chen
- Publisher
- John Wiley and Sons
- Year
- 2009
- Tongue
- English
- Weight
- 738 KB
- Volume
- 51
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
A novel 60‐GHz wideband Marchand balun fabricated with a standard 0.18 μm six‐metal‐layer CMOS process for millimeter‐wave applications is presented. A technique for achieving good balance with the fourth metal layer microstrip conductor is used in the designed Marchand balun. The fabricated CMOS balun uses multilayer coupling with the top two layers. An output matching network is added to improve the output return loss. The measured amplitude imbalance was about ±1.5 dB from 25 to 65 GHz, over the 89% operating frequency band. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 766–770, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24176
📜 SIMILAR VOLUMES
## Abstract Design methodologies of CMOS transmission lines (T‐lines) and resonators at millimeter‐wave frequencies are presented. Three different T‐lines including thin film microstrip line, coplanar waveguide, coplanar waveguide with ground, are designed and fabricated in standard 0.18‐μm CMOS te
design of multiband antennas using a single radiator. The theoretical prediction of antenna resonances can be achieved based on an effective medium model. Theoretical results have been verified via numerical simulations and measurements, which are all in good agreement. Further works include the imp
## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I
## Abstract In this article, a 24‐GHz VCO composed of a 12‐GHz VCO and an active frequency doubler is presented. This work is implemented by using the 0.18‐μm 1P6M CMOS process. The VCO and active frequency doubler with a 1.5 V supply consume 30 mA. The phase noise of measurement is −107.5 dBc/Hz a
## Abstract A 20‐GHz CMOS low‐noise amplifier (LNA) fabricated with the 0.18 μm process is presented. This two‐stage cascaded common source LNA exhibits low power consumption with a satisfying performance such as overall gain and noise figure (NF). The measurement is performed on‐wafer. The 20‐GHz